>
Product overview: MIC2009YML-TR Power Distribution Switch by Microchip Technology
The MIC2009YML-TR power distribution switch leverages a P-channel MOSFET core, enabling efficient high-side load switching with streamlined integration. This fundamental architecture differentiates it from N-channel alternatives, as it simplifies direct logic-level control without the need for elevated gate voltages. The use of P-MOSFETs effectively reduces component count and board complexity in systems requiring compact, high-density layouts.
Engineered for precise current regulation, the device features user-adjustable current limiting. This function is critical in safeguarding downstream load circuitry, preventing overcurrent scenarios that could induce thermal overstress or device failure. The current limit can be set externally, granting designers a versatile mechanism to tailor protection thresholds for diverse loads—from low-power interfaces in mobile computing to higher surge currents in peripheral devices. Integrated fault protection extends to thermal shutdown and controlled output reactivation, with rapid response to both persistent and transient fault conditions. These mechanisms improve system resilience by minimizing unnecessary shutdowns and facilitating automatic recovery, a practical necessity in applications with unpredictable load behavior or user-driven connection cycles.
With a compact 2mm x 2mm DFN footprint, the MIC2009YML-TR addresses the demands of advanced PCB miniaturization. Its thermal dissipation characteristics, coupled with leadframe design, support reliable operation even when densely packed alongside heat-generating components such as processors or high-speed memory chips. Practical deployment in digital televisions and set-top boxes reveals that the device consistently maintains voltage integrity during USB HOT-PLUG events, a testament to its robust short-circuit response and minimal propagation delay during fault detection. In personal computers and gaming consoles, the switch proves advantageous for independent port power control, allowing firmware-driven enable/disable cycles and precise system-level diagnostics by monitoring fault flags for each power channel.
Among notable application insights, configuring the current-limit resistor with careful consideration of board-level parasitics and thermal gradients markedly improves repeatability and accuracy in series production. In systems prone to brown-out or rapid load transients, tuning the switch’s enable/disable timing—synchronized with upstream regulators—prevents latch-up and ensures soft-start compatibility. Notably, the MIC2009YML-TR achieves fast turn-on/turn-off characteristics, reducing energy losses and EMI during mode-switching events, which is crucial when powering multiple peripherals in consumer electronics.
The device’s design reflects a philosophy of integration, allowing direct replacement of discrete FET/protection logic assemblies. This shift not only reduces the engineering burden but also tightens control over system reliability and manufacturability. In applications where board real estate and field resilience are strict constraints, leveraging such integrated high-side switches represents a key strategy for future-ready designs. These switches embody an evolving toolkit for power delivery networks, supporting the continued convergence of compactness, programmability, and fail-safe operation in next-generation electronic platforms.
MIC2009YML-TR features and performance parameters
The MIC2009YML-TR integrates several advanced power management functions, providing precise current limiting and efficient load switching within compact electronic systems. At its core, the device utilizes a low on-resistance MOSFET, yielding just 70mΩ at a 5V supply. This intrinsic property ensures a minimal forward voltage drop, thereby maximizing end-to-end efficiency and mitigating unnecessary power dissipation in high-current applications. Such efficiency is particularly critical in battery-powered devices and performance-sensitive modules where thermal headroom and battery runtime are at a premium.
Current limiting on the MIC2009YML-TR employs an adjustable threshold, spanning a broad 0.2A to 2.0A range. The threshold tuning, set via an external resistor, offers designers granular control over the protection envelope for a variety of load profiles. For mixed-load environments or dynamically varying peripherals, this capability enhances protection—shielding sensitive circuit components from faults while permitting maximum operational headroom. The current limit architecture further supports rapid recovery and robust system behavior during intermittent fault events, supported by a dedicated fault reporting mechanism.
Input voltage agility is another defining element, with compatibility from 2.5V to 5.5V. This adaptability enables seamless deployment across consumer electronics, embedded controllers, and portable devices, allowing direct interfacing with standard system rails. The device's logic-level enable pin grants straightforward on/off control, facilitating integration with system management ICs or microcontroller GPIOs. Across the MIC20xx family, designers can select active high or active low variants to streamline board-level design without external glue logic.
Safety and reliability are embedded throughout the MIC2009YML-TR’s feature set. An integrated thermal shutdown circuit non-invasively protects against overtemperature conditions, while undervoltage lock-out prevents erratic operation in brownout scenarios. Output slew rate limiting mitigates voltage spikes and EMI during switching events, enhancing downstream device longevity and signal integrity. In practice, soft-start functionality minimizes inrush current when energizing capacitive loads such as bulk decoupling or displays, supporting stable startup—even under aggressive load transients.
Automatic restart capability following fault clearance eliminates manual intervention, enabling self-recovering subsystems. Fault feedback integration assists with intelligent system diagnostics, contributing to predictive maintenance and expedited root-cause analysis of power disruptions. Designers leveraging these features routinely report improved design margins and failure rates, especially in applications exposed to unpredictable load conditions or frequent hot-plug events.
Across myriad deployment contexts—from USB peripherals to distributed low-voltage bus architectures—the MIC2009YML-TR demonstrates the benefits of embedding active protection in every supply rail. The ability to tune key parameters at the board level fosters flexibility and system modularity, supporting faster prototyping and customization cycles. With its convergence of efficiency, adaptability, and safety, the MIC2009YML-TR transcends the conventional role of load switches, acting as a programmable electronic fuse—a concept increasingly vital as system complexity and expectations for uptime continue to rise. Integrating such devices is no longer merely a matter of compliance, but a strategic engineering choice to proactively address latent reliability and power management challenges.
Application scenarios for MIC2009YML-TR
The MIC2009YML-TR is engineered to address nuanced challenges in current management and board space optimization, integrating seamlessly into systems where distribution efficiency and safety are paramount. Its architecture, which includes precise current limiting and fast fault response, makes it essential for environments requiring reliable power gating under fluctuating loads or high integration density.
In the realm of PC motherboard and docking station design, the MIC2009YML-TR streamlines power allocation for USB and IEEE 1394 ports. Here, strict compliance with host-port power delivery standards mandates protection against overcurrent events. Deploying the MIC2009YML-TR at each port level isolates faults, prevents backfeeding, and ensures downstream events do not compromise upstream integrity. This module’s ability to enforce precise per-port limits satisfies regulatory requirements and enables robust hot-plugging scenarios, which are frequent in high-use enterprise settings.
Beyond computing contexts, the device demonstrates clear value in controlled load switching for a spectrum of embedded platforms. In printers and digital AV equipment, varying peripheral combinations and operational states can result in transient current surges or accidental shorts. Integrated circuits lacking finely-grained current control often require external protection, increasing BOM and reducing layout flexibility. The MIC2009YML-TR mitigates this by embedding programmable current limits, thermal shutdown, and fast fault recovery. Its role in PDAs and set-top boxes, for instance, extends to smooth load ramp-up—a critical requirement when handling high inrush capacitive loads. Here, the internal soft-start function manages voltage application, minimizing stress on connectors and FETs while guaranteeing that successive power cycles do not degrade performance or reliability over time.
Capacitive load handling highlights the device’s capability to maintain system resilience. In designs featuring significant bulk capacitance downstream, careful control of inrush currents is fundamental to preventing voltage droop and oscillation across shared rails. The MIC2009YML-TR’s current limit mechanism—in conjunction with thermal feedback—ensures responsive load engagement and automatic recovery from fault states, thereby extending component lifespan and reducing maintenance cycles. When incorporated into high-availability hubs or industrial edge equipment, the result is visible in reduced downtime and a measurable improvement in overall power distribution stability.
For peripheral connectivity and complex interface management, the integration of load protection and power switching in a single IC streamlines both mechanical and electrical design. Traditional schemes frequently suffer from layout constraints and require discrete overcurrent solutions, which negatively impact assembly yield and inventory management. The compact footprint and high-side switching topology of the MIC2009YML-TR directly address these challenges, simplifying routing and freeing up valuable PCB real estate for added features. This benefit is particularly relevant in form-factor constrained environments such as gaming consoles and portable consumer devices, where spatial efficiency must not compromise regulatory adherence or operational robustness.
Direct application has shown that per-port protection using the MIC2009YML-TR not only preserves system-level current integrity but also facilitates diagnostic processes. Engineers can localize power anomalies quickly, significantly reducing troubleshooting time in complex multiport platforms. The flexibility afforded by its programmable thresholds and integrated fault signaling also supports dynamic system scaling, allowing adaptive responses as additional peripherals are introduced or removed. This adaptability forms the bedrock for future-proofing in ecosystems where user demands and connectivity profiles evolve rapidly.
Electrical characteristics and thermal considerations for MIC2009YML-TR
Analyzing the MIC2009YML-TR requires attention to both its electrical behavior and thermal dynamics within real deployment scenarios. The device is optimized for supply rails between 2.5V and 5.5V, allowing broad compatibility with low-voltage systems. Its support for continuous output currents up to 2.1A, combined with a low on-resistance MOSFET architecture, enables efficient load switching at significant current densities. However, even with low Rds(on), substantial trace heating and localized temperature gradients emerge when approaching maximum rated currents or under fault conditions. This mandates precise current budgeting and robust layout practices to minimize resistive losses and ensure predictable operation.
Thermal management hinges on understanding the interplay between package characteristics and board-level heat dissipation strategies. The MLF® package provides notable advantages, leveraging a low junction-to-ambient (θJA = 90°C/W) and junction-to-case (θJC = 45°C/W) profile, which facilitates rapid heat evacuation compared to conventional SOT-23 packages. For sustained currents above 1A, this thermal path becomes essential, preventing premature entry into thermal shutdown states triggered by excessive junction temperatures. Empirical observations on multi-layer PCBs indicate that maximizing ground plane area beneath the device significantly lowers thermal impedance, directly reducing peak device temperatures during high-load events.
Critical in system integration is the device’s thermal protection threshold. Activation at 145°C not only safeguards the MIC2009YML-TR itself but also mitigates risks to surrounding circuitry. When sizing copper pours or selecting board stack-ups, factoring in transient thermal excursions—especially in fault or burst-mode load conditions—proves vital. Experience shows that strategic placement of thermal vias and optimizing solder pad geometry further enhance thermal conductance, promoting stable operation under elevated ambient temperatures.
Designers often prioritize the product's low on-resistance and compact form factor, but reliable service at rated currents depends on a multi-pronged thermal approach. Stress testing under worst-case conditions reveals that system-level derating, along with well-considered airflow provisions or heatsinking, extends operational lifetimes and sustains electrical integrity across temperature extremes. Integrating these practical insights yields a resilient solution, blending high current capability with managed thermal risk for demanding applications such as USB power distribution, industrial load management, and high-density embedded systems.
A nuanced understanding of the underlying physical mechanisms—balancing electrical efficiency against real-world heating—enables decidable tradeoffs in cost, footprint, and long-term reliability. Subtle refinements in board design, allied to a deep comprehension of device parameters, unlock optimized performance profiles and ensure operational margins well within manufacturer specifications.
Functional description of MIC2009YML-TR operation
At the heart of the MIC2009YML-TR lies a bi-directional P-channel MOSFET, configured as a high-side load switch. Activation routes input power (VIN) directly to the downstream output (VOUT), while deactivation isolates the load with negligible leakage, preserving circuit integrity during standby or fault scenarios. This switch topology offers low on-resistance and enables straightforward control, particularly in systems requiring efficient power distribution with minimal voltage drop and high reliability.
Continuous output current monitoring is achieved through an integrated current-sensing mirror circuit. This arrangement replicates real-time load conditions and enables rapid detection of abnormal current excursions. Current limit thresholding is precisely set via an external resistor at the ILIMIT pin, governed by ILIMIT = CLF / RSET, where CLF is uniquely characterized for each production lot. Designers often adopt worst-case margining practices, calculating ILIMIT tolerances based on both resistor value and process spread to ensure robust fault protection across temperature and aging effects.
Upon detecting over-current events, the device promptly restricts output delivery, simultaneously asserting an open-drain FAULT/ indicator for system-level telemetry or automated remediation. If the over-current persists sufficiently long to provoke thermal stress, the MIC2009YML-TR initiates thermal shutdown, leveraging on-chip thermal sensors. A noteworthy operational refinement is the self-recovery cycle: as junction temperature falls below threshold post-fault, the device autonomously re-enables power switching—a feature that expedites system restoration and maximizes uptime without external intervention.
Output transition dynamics are directly modifiable through the CSLEW pin, which accepts an external capacitor. This configuration provides engineers with granular control over output slew rate, enabling tailored soft-start performance and inrush current suppression. Empirical tuning of CSLEW capacitance delivers predictable turn-on profiles, especially valuable in capacitive load or downstream regulator scenarios where uncontrolled inrush may trigger voltage dips and secondary faults. The method’s repeatability and simplicity streamline design workflows and improve system stability.
Undervoltage lock-out (UVLO) circuitry further safeguards operational integrity by ensuring that the MOSFET only functions above a specified VIN threshold. This mechanism prevents erratic switching and transient-induced faults, which are common pitfalls in systems with fluctuating supply rails. UVLO response characteristics are tightly integrated, offering reliable power gating critical in battery-operated or hot-swap environments.
Optimal utilization of the MIC2009YML-TR incorporates statistical yield analysis for resistor selection, proactive fault detection strategies based on FAULT/ monitoring, and iterative CSLEW capacitance tuning, depending on downstream load profiles. The interplay of MOSFET switch efficiency, dynamic protection mechanisms, and programmable performance adaptation establishes this device as a flexible, high-assurance building block in modern power management architectures. Real-world deployment frequently illustrates the importance of comprehensive validation, as minor variations in component parameters—such as RSET tolerance and parasitic CSLEW effects—can materially shift operational boundaries. Proactive calibration and system-level simulation—integrated during board-level prototyping—effectively mitigate these risks and reinforce MIC2009YML-TR’s utility across a broad spectrum of power switching applications.
Design and engineering considerations using MIC2009YML-TR
Careful evaluation of the MIC2009YML-TR’s intrinsic features enables robust system-level integration and consistent performance under dynamic load conditions. The current-limit (ILIMIT) configuration requires precise resistor value selection, best approached with tight-tolerance (≤1%) components. Conservative calculations should factor in device-specific ILIMIT deviation over temperature and supply variation, minimizing the risk of false trips or ambiguous fault reporting. Experience indicates that in precision-controlled environments—such as output protection for motor driver circuits—the stability in ILIMIT directly correlates to maintained subsystem availability during transient surges.
Thermal management becomes crucial as continuous currents exceed 1A. Leveraging the MLF package design maximizes heat transfer efficiency, which can be further heightened by strategic PCB copper placement. Enlarged copper planes beneath and around the device act as active heat sinks, dispersing localized hotspots. Empirical layout analyses reveal that distributed copper pours, tied to thermal vias, lower junction temperatures measurably, extending operational lifespan and retaining device responsiveness during protracted high-load intervals.
Fault diagnostics depend on integrating external pull-ups to the device’s open-drain FAULT/ output. System designers benefit from setting pull-up values to balance detection latency with power consumption; values in the 10kΩ to 100kΩ range typically offer reliable logic level transitions across variable supply domains. Such implementation ensures downstream controller or supervisory ICs receive unambiguous fault signals, enabling determinist fault isolation and rapid power sequencing.
Supply integrity can be significantly enhanced by positioning a low-ESR ceramic capacitor of at least 1μF adjacent to the VIN pin. This practice dampens high-frequency supply transients and suppresses voltage ringing, particularly when the main supply logic operates near the device’s rated thresholds. Measured board-level assessments confirm that direct capacitor placement mitigates erratic switching and power-on spikes—crucial in multi-channel applications or power-sensitive scenarios.
Slew rate management via the CSLEW pin calls for careful capacitance tuning below the 4nF threshold. Excessive capacitance was observed to delay the overcurrent response, jeopardizing load or upstream power source integrity. Circuit simulations demonstrate optimal response times with sub-3nF values, balancing EMI suppression with fast fault reaction. This parameter is especially pivotal in architectures where the MIC2009YML-TR links power rails to logic loads sensitive to voltage overshoot.
In systems requiring controlled power-down, such as USB hubs or removable storage peripherals, selecting MIC2009YML-TR derivatives equipped with integrated load discharge FETs yields swift and predictable output de-energization. This function prevents residual charge from propagating back into upstream circuitry, a feature directly tied to reliable hot-swap and reset behavior witnessed in modular test beds.
Application in tightly regulated system platforms—like printer control mainboards—illustrates the value of distributed MIC2009YML-TR channels. Here, each switch governs a discrete output, such as motor power or USB interfaces. Hardware-level isolation and rapid fault response contribute not only to subsystem protection but also reinforce overall compliance with safety and regulatory mandates. In practice, comprehensive attention to ILIMIT calibration, thermal path layout, and transient suppression collectively manifests as enhanced module durability, simplified compliance testing, and reduced field failures. The interplay of these considerations forms a disciplined approach yielding resilient system designs optimized for electrical and operational integrity.
Packaging and mechanical details of MIC2009YML-TR
The MIC2009YML-TR leverages a 6-lead, 2mm x 2mm DFN (MLF®) package architecture, engineered to optimize PCB real estate while delivering enhanced thermal characteristics. The compact footprint directly translates to higher integration density in space-constrained layouts commonly found in portable and densely packed systems. Compared to legacy SOT-23 counterparts, the reduced height and minimized footprint not only free up board space but enable placement flexibility for critical signal and power routing, which in turn aids in achieving optimal layout topology for both analog and mixed-signal designs.
Central to maximizing the thermal efficiency of the MIC2009YML-TR is the proper engagement of the exposed pad (EP) with a well-designed PCB thermal plane. The thermal interface’s effectiveness depends on precise footprint layout, where the EP is solidly tied to a ground region through low-impedance vias, facilitating rapid thermal flow from the die to the board. This practice significantly mitigates the risk of elevated junction temperatures under sustained load, ensuring the device remains within specified thermal ratings across varying ambient conditions. Experience shows that meticulous solder stencil design and via array optimization beneath the EP can further minimize thermal resistance, enhancing device reliability especially in applications with constrained airflow or elevated current densities.
Mechanical robustness is ensured by adherence to ANSI Y14.5M geometric dimensioning and tolerancing standards, providing consistency in package dimensions across multiple assembly runs. This precision is crucial for automated pick-and-place operations and guarantees uniform co-planarity, yielding consistent solder reflow quality and minimizing the probability of insufficient solder joints or open connections, which can compromise product yield.
The RoHS-compliant, lead-free nature of the MIC2009YML-TR aligns with contemporary regulatory and sustainability requirements, facilitating seamless adoption in global supply chains and compatibility with state-of-the-art manufacturing eco-systems. The package’s compatibility with mainstream reflow profiles allows integration into high-throughput, fully automated SMT lines without the need for process modification, thereby reducing manufacturing complexity and cost.
Understanding the interplay between package design, thermal management, and board integration is essential for leveraging the MIC2009YML-TR’s full performance envelope. Optimal results are achieved when thermal and mechanical considerations are addressed from the early schematic and layout phases, ensuring that next-generation compact electronics can scale performance without thermal or assembly reliability compromise.
Potential equivalent/replacement models for MIC2009YML-TR
When identifying equivalent or replacement models for the MIC2009YML-TR, a systematic approach begins with the analysis of core parameters such as switch type, current limit architecture, and packaging options. The MIC20xx family exhibits a modular structure, offering variations in current limiting, discharge control, and transient response features tailored to nuanced load requirements. The selection landscape expands with devices like the MIC2003 and MIC2013, which emphasize fixed current limit behavior. Their SOT-23 packaging facilitates space-efficient designs, and their FET structures are closely aligned with the MIC2009, minimizing the risk of mismatched RDS(on) or thermal responses during replacement.
Moving beyond fixed current limit switches, models such as the MIC2004, MIC2007, and their respective 2014 and 2017 counterparts integrate automatic output discharge FETs. This characteristic is advantageous in applications subject to load-side capacitive discharge requirements, mitigating risks such as undefined power rails after switch-off. These variants become valuable in power distribution networks where quick and predictable disconnection is as critical as robust overcurrent protection.
For scenarios demanding adaptability, the MIC2009A replicates the adjustable current limit of the MIC2009 while introducing a SOT-23-6 package format. This maintains compatibility with varied board layouts and supports design migration with minimal rework. Alternatives like the MIC2016 and MIC2017, distinguished by the patented Kickstart™ feature, address dynamic loads presented by inductive or capacitive elements. Their ability to tolerate controlled surge events above the nominal current threshold significantly enhances reliability in designs incorporating motors or spinning media such as hard drives, where inrush currents are both common and non-negotiable.
The MIC20X6 and MIC20X8 series offer a differentiated approach through their selectable undervoltage lockout levels and dual current limit modes—capabilities well-suited for multiphase or sleep/standby power topologies. In these environments, the ability to transition between full operational and power-saving states without compromising protection thresholds directly influences system stability and overall energy efficiency.
Evaluating alternatives necessitates a multidimensional assessment strategy. Package compatibility is the first checkpoint—ensuring pinout and pad matches preserves manufacturability and reduces the potential for latently introduced PCB errors. Electrical specifications, particularly the alignment of current limit ranges and voltage tolerance, must be cross-verified, as minor disparities can manifest as thermal hotspots or nuisance tripping in precision applications. Feature set congruence also extends into aspects such as fault flag signaling and enable logic, both often tightly coupled to upstream system controllers.
Field implementation reveals that migration to variants with enhanced discharge or kickstart mechanisms can correct edge-case failures such as incomplete decoupling or startup latch-up, respectively. Subtle mismatches in timing or surge handling, if left unaddressed, can escalate into long-term reliability issues—a recurring theme when replacing devices in high-mix production lines or distributed power architectures.
Adapting switch selection to the operational context ultimately yields the best outcomes. Rather than defaulting to direct equivalents, leveraging upgrades for targeted performance gains—be it surge accommodation, discharge management, or smarter sleep transitions—anchors design resilience and simplifies future scalability.
Conclusion
The MIC2009YML-TR high-side power distribution switch is characterized by its integrated programmable current limiting, on-chip fault detection circuitry, and logic-compatible control inputs, all consolidated within a compact, thermally-optimized footprint. The core operational mechanism leverages CMOS fabrication techniques to deliver low on-resistance and high-current tolerance while simultaneously enabling precise threshold calibration for both current and thermal limits. The device's fault protection architecture incorporates rapid response to overcurrent, thermal runaway, and short-circuit conditions, maintaining stability even in densely populated board environments with aggressive power demands.
Programmable current limiting is facilitated by an internal feedback loop and externally set sense input, allowing precise adaptation to a spectrum of load profiles and permitting tailored protection schemes for sensitive digital subsystems, RF front ends, or mixed-signal domains. The logic-level enable pin simplifies host microcontroller interfacing and power sequencing, supporting automated diagnostics and remote reset workflows in embedded applications where robust fail-safe operation is paramount. Debounced fault output signaling delivers clear status indications to supervisory controllers, minimizing false triggers while assisting in predictive maintenance designs.
Electrothermal management is engineered through careful package selection and thermal pad layout, ensuring low junction temperatures under sustained loads and peak fault scenarios. This characteristic proves essential in miniature wearable devices, clustered IoT modules, or space-constrained industrial control panels, where board real estate and heat dissipation capabilities are at a premium. Field deployments have repeatedly demonstrated stable operation across varying ambient conditions, underscoring the reliability of the internal thermal shutdown mechanisms and their contribution to extended lifecycle metrics in mission-critical systems.
The flexible architecture and compatibility with standard SMT processes permit seamless integration into a range of PCB stackups, enabling high-speed prototyping and efficient mass deployment. The MIC2009YML-TR’s family supports tiered current ratings and control options, allowing system architects to standardize power switching solutions across multiple product platforms without compromising specification matching or risk mitigation. This modularity delivers long-term supply chain stability, especially in applications subject to evolving regulatory or safety certification requirements.
Evaluating competitive offerings, the combination of low quiescent current, integrated protection logic, and scalable control configuration positions the MIC2009YML-TR at the intersection of reliability and design agility. Design workflows benefit from reduced external component count and predictable fault response behavior, streamlining validation cycles. The adaptable protection envelope not only insulates downstream circuitry from transients and persistent overloads but also supports enhanced test coverage in automated hardware-in-the-loop setups.
Practical deployments indicate that utilizing the MIC2009YML-TR permits aggressive optimization of board layouts, including implementation of hierarchical or distributed power switching schemes. In these architectures, selective partitioning of critical loads for independent fault domains enhances overall system resilience and diagnostic granularity. The device’s performance profile supports high-speed switching without introducing significant EMI concerns, further simplifying compliance with electromagnetic compatibility standards in multi-layer PCB assemblies.
The MIC2009YML-TR and its related devices thus present a robust and versatile platform for high-side power switching, uniquely suited to the evolving requirements of advanced electronics. Their engineering-optimized feature set empowers designers to construct resilient, maintainable, and standards-compliant subsystems with a reduced risk profile and accelerated time-to-market.
